

- 1 1. An electrostatic discharge circuit connected between a first power supply
2 voltage source and a second power supply voltage source to protect
3 internal integrated circuits from damage due to an electrostatic discharge,
4 said electrostatic discharge circuit comprising:

5 a plurality of serially connected polycrystalline silicon diodes formed
6 on a surface of a substrate, each diode having a first electrode
7 and second electrode, said plurality of serially connected
8 polycrystalline diodes including a first diode of the plurality of
9 diodes has its first electrode connected to the first power supply
10 voltage source, and a last diode having its second electrode
11 connected to the second power supply voltage source,

12 wherein the first electrode is a first region of a polycrystalline
13 silicon being heavily doped with an impurity of a first type and
14 the second electrode is a second region of a polycrystalline
15 silicon being heavily doped with an impurity of a second type,
16 said second region being adjoined to the first region to form
17 an electrical junction.
- 1 2. The electrostatic discharge circuit of claim 1 wherein the adjoined first and
2 second regions of each diode are formed on shallow trench isolation formed
3 within the substrate.

- 1 3. The electrostatic discharge circuit of claim 1 wherein each diode further
2 comprises a resistor protection oxide formed to overlay a portion of the first
3 and second regions at the junction.
- 1 4. The electrostatic discharge circuit of claim 1 wherein the first electrode of
2 each polycrystalline silicon diode is a cathode and the second electrode of
3 each polycrystalline silicon diode is an anode.
- 1 5. The electrostatic discharge circuit of claim 4 wherein the impurity of the first
2 type is an N-type impurity having a density of from approximately 10^{15}
3 atoms/cm⁻³ to approximately 10^{21} atoms/cm⁻³.
- 1 6. The electrostatic discharge circuit of claim 4 wherein the impurity of the
2 second type is a P-type impurity having a density of from approximately
3 10^{15} atoms/cm⁻³ to approximately 10^{21} atoms/cm⁻³.
- 1 7. The electrostatic discharge circuit of claim 4 wherein each of the
2 polycrystalline diodes has a thickness of from approximately 1000Å to
3 approximately 3000 Å.
- 1 8. The electrostatic discharge circuit of claim 4 wherein each of the
2 polycrystalline diodes has a thickness of from approximately 0.5μm to
3 approximately 100μm.

9. The electrostatic discharge circuit of claim 1 wherein a number of the plurality of serially connected polycrystalline silicon diodes is determined by the formula:

$$n \geq \frac{V_{\text{noise}} + |V_{x1} - V_{x2}|}{V_T}$$

where:

n is the number serially connected of polycrystalline silicon diodes,

V_{noise} is the maximum voltage level difference allowed to be present on the internal integrated circuits between the first power supply voltage source and the second power supply voltage source,

V_{x1} is the magnitude of the first power supply voltage source,

V_{x2} is the magnitude of the second power supply voltage source, and

V_T is the threshold voltage of each polycrystalline silicon diodes.

10. An integrated circuit formed on a substrate comprising:

a first power distribution network connected to a first power supply voltage source;

a second power distribution network connected to a second power supply voltage source;

a plurality of internal circuits connected between the first and second power distribution networks; and

an electrostatic discharge circuit connected between a first power supply voltage source and a second power supply voltage source to protect said internal circuits from an ESD event, said electrostatic discharge circuit comprising:

a plurality of serially connected polycrystalline silicon diodes formed on a surface of a substrate, each diode having a first electrode and second electrode, said plurality of serially connected polycrystalline diodes including a first diode of the plurality of diodes has its first electrode connected to the first power supply voltage source, and a last diode having its second electrode connected to the second power supply voltage source,

20 wherein the first electrode is a first region of a polycrystalline
21 silicon being heavily doped with an impurity of a first type
22 and the second electrode is a second region of a
23 polycrystalline silicon being heavily doped with an impurity
24 of a second type, said second region being adjoined to the
25 first region to form an electrical junction.

1 11. The integrated circuit of claim 10 wherein the adjoined first and second
2 regions of each diode are formed on shallow trench isolation formed within
3 the substrate.

1 12. The integrated circuit of claim 10 wherein each diode further comprises a
2 resistor protection oxide formed to overlay a portion of the first and second
3 regions at the junction

1 13. The integrated circuit of claim 10 wherein the first electrode of each
2 polycrystalline silicon diode is a cathode and the second electrode of each
3 polycrystalline silicon diode is an anode.

1 14. The integrated circuit of claim 13 wherein the impurity of the first type is an
2 N-type impurity having a density of from approximately 10^{15} atoms/cm³ to
3 approximately 10^{21} atoms/cm³.

1 15. The integrated circuit of claim 13 wherein the impurity of the second type is
2 a P-type impurity having a density of from approximately 10^{15} atoms/cm³ to
3 approximately 10^{21} atoms/cm³.

16. The integrated circuit of claim 13 wherein each of the polycrystalline diodes has a thickness of from approximately 1000Å to approximately 3000 Å.

17. The integrated circuit of claim 13 wherein each of the polycrystalline diodes has a thickness of from approximately 0.5μm to approximately 100μm.

18. The integrated circuit of claim 10 wherein a number of the plurality of serially connected polycrystalline silicon diodes is determined by the formula:

$$n \geq \frac{V_{\text{noise}} + |V_{x1} - V_{x2}|}{V_T}$$

where:

n is the number of serially connected polycrystalline silicon diodes,

V_{noise} is the maximum voltage level difference allowed to be present on the internal integrated circuits between the first power supply voltage source and the second power supply voltage source,

V_{x1} is the magnitude of the first power supply voltage source,

15 V_{x2} is the magnitude of the second
16 power supply voltage source, and
17 V_T is the threshold voltage of each
18 polycrystalline silicon diodes.

1 19. A method for forming an electrostatic discharge circuit comprising serially
2 connected polycrystalline silicon diodes, said method comprising the steps
3 of:

4 providing a substrate;

5 forming polycrystalline silicon members upon said substrate;

6 doping a first portion of each of said polycrystalline silicon members
7 with an impurity of a first type;

8 doping a second portion of each of said polycrystalline silicon
9 members with an impurity of a second type such that a junction is
10 formed where the first portion of each of said polycrystalline
11 silicon members adjoins said second portion of said
12 polycrystalline members;

13 connecting the second portion of one polycrystalline section to the
14 first portion of a subsequent polycrystalline silicon member;

15 connecting the first portion of a first polycrystalline silicon member to
16 a first power supply voltage source; and

17 connecting the second portion of a last polycrystalline silicon
18 member to a second power supply voltage source.

1 20. The method of claim 19 further comprising the step of:

2 forming a plurality of shallow trench isolation regions, each
3 polycrystalline silicon member being formed on one of said
4 isolation regions.

1 21. The method of claim 19 further comprising the step of:

2 forming a resistor protection oxide member upon each of the
3 polycrystalline silicon members to overlay said junction.

1 22. The method of claim 19 wherein the connecting the first and second
2 portions of the polycrystalline silicon members comprises the steps of:

3 alloying a metal into top surfaces of the first and second portions of
4 each of the polycrystalline silicon members to form contact areas;
5 and

6 forming connecting metallization in contact with the contact areas of
7 the first and second portions of each polycrystalline silicon
8 member and between the second portion of each polycrystalline

silicon member and the first portion of the subsequent polycrystalline silicon member, the first portion of the first polycrystalline silicon member, and the second portion of the last polycrystalline silicon member.

23. The method of claim 19 wherein the first portion of each of the polycrystalline silicon members is a cathode of each polycrystalline silicon diode and the second portion of each of the polycrystalline members is an anode of each polycrystalline silicon diode.

24. The method of claim 19 wherein the impurity of the first type is an N-type impurity having a density of from approximately 10^{15} atoms/cm⁻³ to approximately 10^{21} atoms/cm⁻³.

25. The method of claim 19 wherein the impurity of the second type is a P-type impurity having a density of from approximately 10^{15} atoms/cm⁻³ to approximately 10^{21} atoms/cm⁻³.

26. The method of claim 19 wherein each of the polycrystalline silicon members has a thickness of from approximately 1000Å to approximately 3000 Å.

27. The method of claim 19 wherein each of the polycrystalline silicon members has a thickness of from approximately 0.5μm to approximately 100μm.

28. The method of claim 19 wherein a number of the serially connected polycrystalline silicon diodes is determined by the formula:

$$n \geq \frac{V_{\text{noise}} + |V_{x1} - V_{x2}|}{V_T}$$

where:

n is the number serially connected of polycrystalline silicon diodes,

V_{noise} is the maximum voltage level difference allowed to be present on the internal integrated circuits between the first power supply voltage source and the second power supply voltage source,

V_{x1} is the magnitude of the first power supply voltage source,

V_{x2} is the magnitude of the second power supply voltage source, and

V_T is the threshold voltage of each polycrystalline silicon diodes.